1 a an first comparator responsive to a first address signal group and to first control signals, the first 2 comparator determining when one of a plurality selected 3 characteristics are present in the first address signal 4 5 group; A second comparator responsive to a second address 6 7 signal group and to second control signals, the second comparator determining when a second of the plurality of 8 9 selected characteristics is present in the second address signal group; and 10 11 a-second an inter-comparator conductor, the second inter-comparator conductor applying an indicia of an 12 identification of the second selected characteristic to the 13 first comparator, the first comparator generating an event 14 signal when the first and the second selected 15 characteristics are identified present; and 16 a data qualification unit coupled to the first 17 and second comparators, the data qualification unit 18 receiving architecture status signals from the processor, 19 20 the data qualification unit applying enabling signals to the first and second comparators. 21 22 23 2. (Previously Amended) The comparator unit as recited in claim 1 wherein the first and the second address 24

154820 TI-34662 Page 2

signal groups are the same address signal group.

Please amend Claim 3 as follows. 1 2 3. (Currently Amended) The comparator unit as recited 3 in claim 1 wherein the first and second selected characteristics are selected from the group consisting of 5 an exact characteristic, a touching characteristic, a 6 7 touching less than the address signal characteristic and a 8 touching greater than the address signal characteristic. 9 Please cancel Claim 4. 10 11 The comparator unit as recited in (Cancelled) 12 13 claim 1 further comprising a data qualification unit, the data-qualification unit-providing an enabling signal when 14 15 the data accessed by the associated address has a predetermined relationship. 16 17 5. (Original) The comparator unit as recited in 18 claim 1 wherein either one of the first and the second 19 comparator can generate an event signal when at least one 20 of a touching requirement and an exact requirement is 21 22 satisfied by an applied address signal group. 23 Please amend Claim 6 as follows. 24 25 (Currently Amended) A comparator unit for use in 26 27 a test and debug system for a processing unit; the

154820 TI-34662 Page 3

a first comparator and a second comparator, each

28

29

30

comparator unit comprising:

comparator including:

a comparison logic unit for comparing an input 1 address signal group with a control address signal group to 2 determine when a selected one of a plurality of 3 4 characteristics is present; and an intercompartor conductor for providing the 5 results in one comparator to the other comparator; 6 a data qualification unit coupled to the first 7 and second comparators, the data qualification unit 8 receiving architecture status signals from the processing 9 unit, the data qualification unit applying enabling signals 10 11 to the first and second comparator; and an event signal generation unit, the comparison 12 logic unit applying a signal to the event generation 13 unit and to the event signal generation unit of the other 14 comparator when the selected characteristic is identified, 15 16 the event generation unit generating an event signal when the signals from the two comparators have predetermined 17 18 values identifying identified the selected characteristic 19 associated in each-comparator both comparators. 20 Please cancel Claim 7. 21 22 7. (Cancelled) The comparator unit as recited in 23 24 claim 6 wherein each comparator includes a data qualifying unit, the data qualifying unit responsive to an input 25 signal, the input signal determining when a pre-established 26 27 signal group has certain characteristics, the data qualifying unit applying a control signal to the comparison 28 logic unit determining whether generation of an event 29

30

signal is enabled.

Please amend Claim 8 as follows. 1 2 (Currently Amended) The comparator unit as recited 3 4 in claim 6 wherein the, the selected characteristics are selected from a group consisting of an exact characteristic 5 and a touching characteristic. 6 7 9. 8 (Original) The comparator unit as recited in claim 8 wherein the address signal groups are the same signal group. 10 11 (Previously Amended) The comparator unit as 12 recited in claim 6 wherein the selected characteristics are 13 entered in the comparison logic unit by control signals. 14 15 11. (Original) The comparator as recited in claim 16 10 wherein each comparator can operate independently, each 17 comparator capable of generating an event signal in 18 response to at least one of a touching requirement and an 19 exact requirement. 20 21 Please amend Claim 12 as follows. 22 23 24 (Currently Amended) In a host processing unit, the method of determining when a first and a second input 25 26 address signal group each meets at least one selected

154820 TI-34662 Page 5

qualifying the first input address signal group;

characteristic, the method comprising:

27

determining in a first comparator when the first 1 input signal group has a first selected characteristic 2 relative to a first reference address; 3 qualifying the second input address signal group; 4 5 determining in a second comparator when the second input address signal group has a second selected 6 characteristic relative to a second reference address; 7 8 coupling the results of the first comparator and the 9 second comparator; and generating an output signal when the first and the 10 11 second predetermined conditions are met, the output signal controlling the operation of the a host processor. 12 13 14 Please amend Claim 13 as follows. 15 13. (Currently Amended) The method as recited in 16 claim 12 further comprising identifying the position in the 17 program execution with a program counter signal, the 18 program counter signal being one of the address signal 19 20 groups. 21 22 Please cancel Claim 14. 23 24 (Currently Cancelled) The method as recited in 25 claim 12 further comprising applying a signal from a data 26 qualification unit indicating that the data signal group accessed at the input address signal group has a 27 28 predetermined relationship.

154820 TI-34662 Page 6

15. 3 (Currently Cancelled) The method as recited in claim 14 wherein the predetermined relationship is 4 5 determined by the relationship to a reference data value. 7 16. (Previously Amended) The method as recited in claim 12 further comprising applying a signal to the 8 9 comparators indicative of an associated signal group characteristic, the signal controlling generation of the 10 11 output signal. 12 Please amend Claim 17 as follows. 13 14 17. (Currently Amended) In a target processor, 15 apparatus for generating a trigger signal, the apparatus 16 17 comprising: a plurality of event signal generating units, wherein 18 at least one of the event signal generating units is a 19 20 comparator unit, the comparator unit including: 21 a first comparator and a second comparator, each 22 comparator having: 23 a comparison logic unit for comparing an input address signal group with a control signal group to 24 determine when one of a plurality of selected 25 characteristics is present; 26 27 an inter-comparator conductor for 28 communicating the results of one comparator to the other 29 comparator; and

Please cancel Claim 15.

1 an event signal generating unit, the comparison logic unit applying a signal to the 2 event generating unit and to the event signal generating 3 unit of the second comparator when the selected 4 5 characteristic is identified, the event generating unit generating an event signal when the signals from the two 6 7 comparator logics have predetermined logic values; 8 a data qualification unit coupled to the first and second comparators, the data qualification unit receiving 9 10 architecture status signals from the target processor, the data qualification unit applying enabling signals to the 11 12 first and second comparators; and 13 a trigger generation unit coupled to the plurality of event signal generation units, the trigger generation unit 14 15 responsive to at least one preselected event signal for generating a an associated trigger control signal, the 16 17 trigger generation unit generating a trigger control signal for initiating a test procedure. 18 19 18. (Previously Amended) The target processor as 20 recited in claim 17 wherein the comparator unit receives a 21 program counter address input signal identifying the 22 23 position in the program execution. 24 25 Please amend Claim 19 as follows. 26 27 19. (Currently Amended) The target processor as recited in claim 17 wherein one comparator receives a 28

154820 TI-34662 Page 8

program counter address counter address input signal and

the second comparator receives an address signal group 2 referenced by the program counter address. 3 4 (Currently Amended) The target processor as recited in claim 17 wherein the preselected condition is 5 selected from the group consisting of a touching 7 requirement, an exact requirement, a touching requirement, 8 a touching less than the address signal requirement and a touching greater than the address signal requirement. 9 10 11

154820 TI-34662 Page 9